In this work, we report on a 3D device fabrication technology achieved by applying a novel anisotropic wet etching method. 
Introduction
InGaAs 3D MOSFETs such as FinFETs and gate-all-around (GAA) MOSFETs have been demonstrated to offer large drive current and excellent immunity to short channel effects (SCEs) down to deep sub-100 nm channel length . Although onstate performance of In(Ga)As MOSFETs are comparable or even higher to Silicon MOSFETs, In(Ga)As MOSFET technology is still not ready for high-speed low-power applications because of its high off-state leakage current (I OFF ) [18] . Meanwhile, InGaAs dry etching FinFETs suffer from a large fin bottom which prevents the further scaling of InGaAs FinFETs [5] [6] [7] [8] .
In this work, we (i) report on a novel anisotropic wet etching based process technology for 3D InGaAs MOSFETs fabrication by simply aligning the structures along different crystal orientations to realize drastically different 3D devices including FinFETs with nearly vertical sidewalls, (ii) demonstrate InGaAs FinFETs with record I ON /I OFF over 10 8 and minimum I OFF~3 pA/ m through barrier engineering on off-state leakage path, (iii) systematically studied the scaling metrics and device performance of these 3D devices with three differently shaped channels down to 50 nm channel length (L ch ).

Experiments
Figs. 1-3 show (a) the schematic diagram and (b) crosssectional view of three different 3D InGaAs MOSFETs fabricated based on a simple wet etching process just with the fin or wire along three different crystal orientations. The 3D structure changes dramatically from inverted triangle nanowire to atomic shape waveform, and even nearly perfect vertical fin. The device fabrication process flow is shown in Fig. 4 . The InGaAs devices are fabricated on two substrates with different doping level as shown in Fig. 5 . The InAlAs and InGaAs layers were epitaxially grown on P++ (100) InP substrates as starting material. The crystal orientation of the substrates is EJ standard, as shown in Fig. 6(a) . After solvent clean and (NH 4 ) 2 S pretreatment, 10 nm Al 2 O 3 was grown by ALD as an encapsulation layer. Source/drain Si implantation was then performed at 20KeV with a dose of 1×10 14 /cm 2 . After dopant activation at 600 o C for 15s in N 2 , the 10 nm Al 2 O 3 was removed by buffered oxide etch (BOE). Then, 10 nm Titanium (Ti) was deposited as wet etching mask and followed by a liftoff process. Then, a citric acid and H 2 O 2 based wet etching (citric acid/H 2 O 2 /H 2 O=15 g/10 ml/70 ml) was performed. The direction of patterned Ti mask is critical, and pattern angle " " is defined in Fig. 6 (a) and 6(b). Fig. 6 Fig.9(c) and Ref. [6] . Surprisingly, it can be realized in such a simple wet etching process by fully using the anisotropic properties of III-V. The detailed etching results are shown in Figs. 7-9 and will be discussed further in this paper. After the removal of Ti mask by BOE and 10min (NH 4 ) 2 S passivation, 10 nm Al 2 O 3 was grown by ALD as gate dielectric. ALD Tungsten Nitride (WN) was grown in-situ after Al 2 O 3 as gate metal. Then, Ni/Au was deposited to define the gate and it also served as etching mask for WN. After WN etching process, Au/Ge/Ni Ohmic contacts were formed and followed by a RTA at 350 o C in N 2 for 15s. Pt/Ti/Au body contact and Ni/Au test pads were deposited as the final process. All devices discussed in the following part are on substrate A unless otherwise specified. S/ m, SS of 314 mV/dec at V ds =0.5 V, DIBL of 214 mV/V and V T of -1.0 V. The relatively negative V T , large SS and DIBL of an InGaAs WaveFET is because it has a wide fin bottom. GAA and FinFET structures have better immunity to SCEs over WaveFETs. Fig. 15 
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